


HARI-0600

(2 of 6)



F16_2






A R.M. Went, and B. Bran, H. Hard.

LT

4..... 10.... 10.... 10.... 10.... 10.... 10.... 10.... 10..... 10.... 10.... 10.... 10.... 10.... 10.... 10.... 10.... 10..... 10.... 10.... 10.... 10.... 10.... 10.... 10.... 10.... 10..... 10.... 10.... 10.... 10.... 10.... 10.... 10.... 10.... 10..... 10..... 10.... 10.... 10.... 10.... 10.... 10.... 10.... 10.... 10..... 10.... 10.... 10.... 10.... 10.... 10.... 10.... 10.... 10..... 10


FIG_4





SECTOR PARTITION

F16-5

the form there were the first first to the first first







FIG_8






FIG._E9









FIG._4, 12.





*

9/22




FIG._B: 14.





FIG._74, 15 A






FIG._8/4.17 A






FIG._98.178









FIG._# 19



1111





FIG._188, 218




LOCAL REF. CELLS ARE PREVIOUSLY PROGRAMMED AND VERIFIED IN SAME STATES AS MASTER REF. CELS

RELATIVE TO THE LOCAL REF. CELLS, READ THE ADDRESSED CELLS

FIG._12B, 20B

- (1) LOCAL REF. CELLS ARE PREVIOUSLY PROGRAMMED AND VERIFIED IN SAME STATES AS MASTER REF. CELLS
- (2) RELATIVE TO THE LOCAL REFERENCE CELLS READ THE MASTER REF. CELLS
- OETERMINE THE DIFFERENCES, IF ANY AND BIAS. THE MASTER REF CELLS' CURRENT'S SUCH THAT THE SAME READING IS OBTAINED RELATIVE TO THE BIASED MASTER REF. CELLS AS RELATIVE TO THE LOCAL REF. CELLS
- (4) RELATIVE TO THE BIASED MASTER REF. CELLS, READ THE APPRESSED (ELLS



READ/PROGRAM DATA PATHS FOR n CELLS IN PARALLEL

FIG._ 图 22.




FIG._ 15. 23




FIG._梅. 24




FIG._ \$\overline{G}\$. 25

22/22

	SELECTED CONTROL GATE V_{cc}	DRAIN V _D	SOURCE V _s	ERASE GATE V _{EG}	
READ	V_{PG}	$ m V_{REF}$	V_{ss}	$V_{\scriptscriptstyle E}$	
PROGRAM	V_{PG}	· V _{PD}	v_{ss}	V_{E}	
PROGRAM VERIFY	V_{PG}	$ m V_{REF}$	V _{ss}	V _E	
ERASE	V_{PG}	$V_{ m REF}$	v_{ss}	V _E	
ERASE VERIFY	V_{PG}	, V _{REF}	V_{ss}	V _E	

TROMETA FIG. 26

(typical values)	READ	PROGRAM	PROGRAM VERIFY	ERASE	ERASE VERIFY
V _{PG}	V _{cc}	12v	V _{cc} +δV	v_{cc}	v _{cc} -sv
V _{cc}	5 v	5 v	5 v	5 v	5 v
V _{PD}	V _{ss}	8 v	8v	v_{ss}	V _{ss}
V _E	V _{ss}	v_{ss}	V _{ss}	20 v	V _{ss}
unselected control gate	V _{ss}	V _{ss}	V _{ss}	V _{ss}	V _{ss}
unselected bit line	V _{REF}	V _{REF}	V _{REF}	V _{REF}	$V_{ m ref}$

 $V_{ss}=0V$, $V_{REF}=1.5V$, $\delta V=0.5V-1V$